Follow @Openwall on Twitter for new release announcements and other news
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list] 
Date: Sat, 8 May 2021 13:23:06 +0800 (GMT+08:00)
From: 翟小娟 <zhaixiaojuan@...ngson.cn>
To: musl@...ts.openwall.com
Cc: 陈国祺 <chenguoqi@...ngson.cn>
Subject: Re: Re: Port the new architecture loongarch64 to musl

Yes, we refer to mips. 
qemu plans to submit to the community in the near future. For testing and verification, we can provide physical machines or qemu.


&gt; -----原始邮件-----
&gt; 发件人: "Ariadne Conill" <ariadne@...eferenced.org>
&gt; 发送时间: 2021-05-07 23:57:22 (星期五)
&gt; 收件人: musl@...ts.openwall.com
&gt; 抄送: "陈国祺" <chenguoqi@...ngson.cn>
&gt; 主题: Re: [musl] Port the new architecture loongarch64 to musl
&gt; 
&gt; Hello,
&gt; 
&gt; On Fri, 7 May 2021, 翟小娟 wrote:
&gt; 
&gt; &gt; Hi,
&gt; &gt; I ported a new architecture loongarch64 on the latest branch of musl master. It has been successfully compiled and run the official test libraries libc-testsuit and libc-test of musl.
&gt; &gt; The source code of the prot has been published in https://github.com/loongson-community/musl.  Or check the attachment 0001-port-to-loongarch64.patch, it is the transplanted patch file.
&gt; &gt;
&gt; &gt; Introduction to loongarch architecture:
&gt; &gt; The Loongarch architecture is a simplified instruction computer style instruction system architecture. The instruction length is fixed and the encoding format is regular. Most instructions have only two source operands and one destination operand. The load/store architecture is adopted, that is, only load/store memory access instructions can access the memory, and the operation objects of other instructions are all It is the immediate value in the register or instruction code in the processor core.
&gt; &gt; The Loongson architecture is divided into two versions, 32bit and 64bit, called LA32 and LA64 respectively. LA64 architecture application level is downward binary compatible with LA32 architecture.
&gt; 
&gt; To confirm, Loongarch is basically a fork of MIPS, right?  At least 
&gt; everything seems quite similar in that regard from the patch.  Do you have 
&gt; a simulator available for testing with?
&gt; 
&gt; Ariadne
</chenguoqi@...ngson.cn></ariadne@...eferenced.org>

Powered by blists - more mailing lists

Confused about mailing lists and their use? Read about mailing lists on Wikipedia and check out these guidelines on proper formatting of your messages.