Openwall GNU/*/Linux - a small security-enhanced Linux distro for servers
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Fri, 9 Aug 2013 17:35:01 +0400
From: Solar Designer <solar@...nwall.com>
To: john-dev@...ts.openwall.com
Subject: Re: FPGA reprogramming on ZedBoard / Parallella board

Katja,

On Fri, Aug 09, 2013 at 03:29:11PM +0200, Katja Malvoni wrote:
> On Fri, Aug 9, 2013 at 2:02 PM, Sylvain Munaut <246tnt@...il.com> wrote:
> > When rebuilding the kernel/device tree/fsbl, the device tree has some
> > issue with the PHY init that makes it work in gigabit mode only.
> >
> > See http://forums.parallella.org/viewtopic.php?f=10&t=320
> 
> But this is for rebuilding fsbl, shouldn't Ethernet be intact when
> generating and replacing bitstream?

Sylvain is not on john-dev.

Please resend your message with CC to Sylvain.

Alexander

Powered by blists - more mailing lists

Your e-mail address:

Confused about mailing lists and their use? Read about mailing lists on Wikipedia and check out these guidelines on proper formatting of your messages.