Follow @Openwall on Twitter for new release announcements and other news
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date: Wed, 06 Jul 2011 14:24:36 +0800
From: Eugene Teo <>
CC: "Steven M. Christey" <>
Subject: CVE request: kernel: perf, x86: fix Intel fixed counters base initialization

The following patch solves the problems introduced by Robert's commit
41bf498 and reported by Arun Sharma. This commit gets rid of the base +
index notation for reading and writing PMU msrs.

The problem is that for fixed counters, the new calculation for the base
did not take into account the fixed counter indexes, thus all fixed
counters were read/written from fixed counter 0.  Although all fixed
counters share the same config MSR, they each have their own counter

This can cause a local denial of service.

Upstream commit:

Introduced in:


Thanks, Eugene

Powered by blists - more mailing lists

Please check out the Open Source Software Security Wiki, which is counterpart to this mailing list.

Confused about mailing lists and their use? Read about mailing lists on Wikipedia and check out these guidelines on proper formatting of your messages.