[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Wed, 15 May 2013 00:34:18 +0200
From: Dániel Bali <balijanosdaniel@...il.com>
To: john-dev@...ts.openwall.com
Subject: Re: AMD GCN ISA development
Hello!
Yes, I can confirm that the binaries are different too. I uploaded all the
sample binaries and isa files:
https://dl.dropboxusercontent.com/u/16881651/sample.zip
That is the document that I looked at when I was looking for v_add_i32's
parameters. Unfortunately this only shows the microcode op code, but in the
isa, based on the three lines I pasted below, I believe the op code is
0x4A. Here are three different v_add_i32 instructions:
v_add_i32 v0, vcc, s0, v0 // 00000050:
4A000000
v_add_i32 v1, vcc, 42, v1 // 00000058:
4A0202BF (from sample_42.isa)
v_add_i32 v1, vcc, 0x00000063, v1 // 00000058: 4A0202FF
00000063 (from sample_99.isa)
Regards,
Daniel
Content of type "text/html" skipped
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
