[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Wed, 30 Mar 2016 11:28:27 -0400
From: Rich Felker <dalias@...c.org>
To: Jaydeep Patil <Jaydeep.Patil@...tec.com>
Cc: "musl@...ts.openwall.com" <musl@...ts.openwall.com>
Subject: Re: [PATCH] Fix atomic_arch.h for MIPS32 R6
On Wed, Mar 30, 2016 at 10:29:26AM -0400, Rich Felker wrote:
> Since I've done most of the thinking about the above issues already
> and have a patch for some of them, let me prepare a complete patch and
> send it to the list for you to check and make sure it meets your needs
> for r6. I should be able to prepare it very quickly. Then we can look
> at applying the same changes to the n32 port and reviewing it.
Can you see if the attached patch works for you? It not only adds r6
support but improves support for non-baseline (i.e. > mips1) ISA
levels by optimizing out the unnecessary .set's (which hurt gcc's
inlining, because gcc is dumb about them) and lifts the $3 register
restriction on rdhwr for ISA levels where the instructions are known
to be available natively.
Rich
View attachment "mipsr6.diff" of type "text/plain" (5928 bytes)
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
