[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Fri, 9 Aug 2013 15:29:11 +0200
From: Katja Malvoni <kmalvoni@...il.com>
To: john-dev@...ts.openwall.com
Subject: Re: FPGA reprogramming on ZedBoard / Parallella board
On Fri, Aug 9, 2013 at 2:02 PM, Sylvain Munaut <246tnt@...il.com> wrote:
> Hi,
>
> > The problem we're having is that the bitstream Katja generated using
> > (I think) the guide you mentioned results in non-working Ethernet
> > (at least).
>
> Is that on a gigabit hub ? Or 10/100 ?
>
> When rebuilding the kernel/device tree/fsbl, the device tree has some
> issue with the PHY init that makes it work in gigabit mode only.
>
> See http://forums.parallella.org/viewtopic.php?f=10&t=320
>
But this is for rebuilding fsbl, shouldn't Ethernet be intact when
generating and replacing bitstream?
Katja
Content of type "text/html" skipped
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
